mirror of
https://github.com/ruvnet/RuView
synced 2026-08-06 19:51:43 +00:00
ruv
e9bb4faf53
Implements a dual-core edge processing system for ESP32-S3: - Lock-free SPSC ring buffer (Core 0 produces, Core 1 consumes) - Tier 1: phase unwrap, Welford stats, top-K subcarrier selection, delta compression - Tier 2: presence/motion detection, vital signs (breathing/heart rate via biquad IIR), fall detection - Vitals UDP packet (magic 0xC5110002, 32 bytes, sent at 1 Hz) - NVS/Kconfig configurable (edge_tier, thresholds, intervals) - Backward compatible: tier=0 (default) is a no-op - GitHub Actions firmware CI: build, binary size gate, credential scan, flash image verification - Binary: 777 KB (24% free in 1 MB partition) Co-Authored-By: claude-flow <ruv@ruv.net>
5 lines
136 B
CMake
5 lines
136 B
CMake
idf_component_register(
|
|
SRCS "main.c" "csi_collector.c" "stream_sender.c" "nvs_config.c" "edge_processing.c"
|
|
INCLUDE_DIRS "."
|
|
)
|