mirror of
https://github.com/ruvnet/RuView
synced 2026-06-09 10:13:17 +00:00
00a234eda8
Closes the firmware-side ADR-110 design at v0.7.0-esp32 after a 38-iter /loop SOTA sprint. Headline (bench, COM9+COM12 ESP32-C6): - 99.56% cross-board RX, 104.1 µs smoothed offset stdev (≤100 µs §2.4 target met) - 3.95× EMA suppression, 1.4 ppm crystal skew preserved 4 firmware releases: v0.6.7 / v0.6.8 / v0.6.9 / v0.7.0-esp32. 42 ADR-110 unit tests, 1761 v2 workspace tests, full Firmware CI + QEMU green.
29 lines
1.1 KiB
Plaintext
29 lines
1.1 KiB
Plaintext
# ADR-110 apples-to-apples S3 overlay for fair vs-C6 size comparison.
|
|
# Same target as production S3 but with the features that aren't on C6 disabled:
|
|
# - No AMOLED display (ADR-045 — C6 has no PSRAM for framebuffers)
|
|
# - No WASM3 (ADR-040 — same reason)
|
|
# - No mmWave fusion (separate board)
|
|
# This is NOT a production build — only used to answer "is C6 smaller than S3
|
|
# once you strip the S3-only features?"
|
|
#
|
|
# Build:
|
|
# cp sdkconfig.defaults.s3-fair sdkconfig.defaults && idf.py set-target esp32s3 && idf.py build
|
|
# # Restore default: git checkout sdkconfig.defaults
|
|
|
|
CONFIG_IDF_TARGET="esp32s3"
|
|
CONFIG_PARTITION_TABLE_CUSTOM=y
|
|
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions_4mb.csv"
|
|
CONFIG_ESPTOOLPY_FLASHSIZE_4MB=y
|
|
CONFIG_ESPTOOLPY_FLASHSIZE="4MB"
|
|
CONFIG_COMPILER_OPTIMIZATION_SIZE=y
|
|
CONFIG_ESP_WIFI_CSI_ENABLED=y
|
|
CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
|
|
CONFIG_LOG_DEFAULT_LEVEL_INFO=y
|
|
CONFIG_LWIP_SO_RCVBUF=y
|
|
CONFIG_ESP_MAIN_TASK_STACK_SIZE=8192
|
|
CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH=8192
|
|
|
|
# Disable display + WASM + mmWave for apples-to-apples vs C6.
|
|
# CONFIG_DISPLAY_ENABLE is not set
|
|
# CONFIG_WASM_ENABLE is not set
|